The latest trends in high-performance computing systems show an increasing demand on the use of a large scale multicore systems in a efficient way, so that high compute-intensive applications can be executed reasonably well. However, the exploitation of the degree of parallelism available at each multicore component can be limited by the poor utilization of the memory hierarchy available. Actually, the multicore architecture introduces some distinct features that are already observed in shared memory and distributed environments. One example is that subsets of cores can share different subsets of memory. In order to achieve high performance it is imperative that a careful allocation scheme of an application is carried out on the available cores, based on a scheduling model that considers the main performance bottlenecks, as for example, memory contention. In this paper, the Multicore Cluster Model (MCM) is proposed, which captures the most relevant performance characteristics in multicores systems such as the influence of memory hierarchy and contention. Better performance was achieved when a load balance strategy for a Branch-and-Bound application applied to the Partitioning Sets Problem is based on MCM, showing its efficiency and applicability to modern systems.
INTRODUCTION
Multicore architectures have become dominant today due to the considerable enhancement on computing systems performance. Multicores can be found in a variety of domains. Currently, high performance platforms like clusters are composed of multicore nodes or multicore clusters connected by network channels. These modern platforms suggest a hierarchical memory: cores that belong to the same processor can share caches, cores belonging to different processors share main memory (like RAM or DRAM) and cores that belong to different nodes do not share any memory resource [1, 2] .
Parallel applications could benefit from such memory hierarchy to improve performance. The use of cache as shared memory can reduce the communication time between the tasks of an application, and, therefore, tasks that communicate more frequently should be placed in cores that share cache, avoiding communications in main memory or message passing over the network [2, 3, 4] . However, depending on the amount of memory required for communicating and computing tasks, allocating It is already well stablished the distinction between distributed memory, where each processor has its own local memory, and shared memory, where all processors have access to a common memory. For many years, high performance computing was developed based on distributed systems mainly due to their potential to solve much larger problems and their scalability. However, at the same time, in order to improve the performance of processors even further, architectural designers put together more and more processor cores on the same chip, promoting the multicore advent. In this case, good performance relies on the software ability to exploit the shared memory hierarchy. For doing so, it is important to define a computation model that incorporates the parameters of parallel architectures that are essential to characterize the parallel systems.
Model for shared memory architecture
The Parallel Random Access Machine (PRAM) model [7] consists of a number of processors, each of which computes one instruction in one time unit, on different data, synchronously, and then communicates via shared memory, also within one step [8] . The great acceptance of the PRAM model by the theoretical community has been due to its simplicity and universality and a large number of parallel algorithms based in it have been designed. While the PRAM model is an idealistic one, unfortunately it is not a realistic. Nevertheless, much research effort has been expended on the attempt to incorporating critical parameters of parallel systems, mainly the ones related to communication overhead [9, 10, 11, 12, 13, 14] .
In early 90's, due to the continuous technological advances on memory bandwidth and latency, the use of shared memory was a reality. Since the program designer wish to take full advantage of the memory system, it is necessary to consider the time to access not only the local main memory but also the other several levels of memory. Aggarwal et al in [15] proposed the Hierarchical Memory Model (HMM) designed to capture the effect of memory hierarchy. HMM considers a random access memory machine where access to memory location x requires ⌈logx⌉ time instead of the typical constant access. An extension of HMM, the HMBT, was proposed in [16] in which a block of consecutive locations can be copied in constant time after the initial latency access is paid. However, both models do not consider parallel machines. Thus, [17] introduced extensions of the HMBT to model memory systems in which data transfers between memory levels may proceed concurrently.
Already in [18] , the Parallel Memory Hierarchy (PMH) models a computer as a tree of memory modules with processors in the leaves. The main characteristic is the representation of the transfer cost of a block of data between the tree nodes. In [19] , the Uniform Memory Hierarchy (UMH) is proposed, the cost of data movement between different levels of the memory hierarchy. Although the works above mentioned are two decades old, it is interesting to note the evidence of current architectures characteristics such as multicore clusters, especially the relative impact of the memory hierarchy in the performance of applications. These set of works however, lack mainly on modeling both distributed and shared memories.
Gibbons et al in [11] introduced the Queuing Shared Memory (QSM) model, which accounts for limited communication bandwidth while still providing a simple shared-memory abstraction. The QSM model consists of processors with individual private memory as well as a global shared memory. However this model ignores the memory hierarchy in a processor.
Model for distributed memory architecture
With the objective of designing a scalable system, distributed memory networks have become the main stream for the specification of an efficient solution for very large dimension problems. However, the performance of these proposed solutions can be affected by the limitation on bandwidth and latency on communications. Many researchers have evaluated the behavior of distributed memory architectures, with the aim of designing a general purpose parallel model. The Distributed Memory Model consists of a set of processors (with local memory) connected by links under some topology, and communication is carried out trough message passing.
In attempting to address the issues related to the communication cost in distributed memory systems, a couple of models merit discussion: the delay model, in which the delay on the communication between any two processors, no matters their distance in the network [20] is captured. This model has been widely used to represent distributed memory systems, incorporating issues like the heterogeneity of processors [21] .
The absence of a standard model of parallel computation influenced many researchers to work on the attempt to establish a bridge between parallel applications and parallel machines. Valiant [22] defined the Bulk-Synchronous Parallel (BSP) model, which represents a set of processing elements, their speed, the time between two synchronization events, which characterizes a superstep. It is during each superstep that computation of tasks and message delivery between processors are supposed to be carried out. In a continuous search for more accurate models and with the advent of computer clusters, studies led to the specification of HBSP [23] to model the heterogeneity of the processors, concerning their speeds and capacities.
Due to the emergence of network of workstations as high performance environment, the LogP model [24] was proposed to be a computational model in which global characteristics of parallel architectures are represented, such as number of processing elements, latency on the transmissions, gap between subsequent messages and overhead on the sending and receiving of messages. The key issues stated in the model were related to communication and non-synchronous computations. Following this work, other extended LogP models were proposed, as for example, in the LogGP Model [25] , the gap associated with the sending of long messages was represented more accurately, while in the LogGPS [26] , the cost associated with the necessary synchronization when sending a long message under the MPI library is also captured. LoPC [27] addresses contention problem that arises when sending messages in multiprocessors, i.e considers the sharing of global memory between processors. Regarding the point-to-point communication (i.e. send messages), which requires moving data from the source process local memory to the target process local memory, the models Log n P and Log 3 P are proposed in [28] . The model includes middleware costs into the representation of distributed communication.
Note that, on the comparison between the BSP and LogP models researchers have classified BSP as a suitable abstraction for parallel application development, while LogP offers a better resource management [29, 30] .
Following the advent of computer cluster, [31, 32, 28] captured more precisely the sending and receiving overheads and latency. In their work, these costs depend on the size of the transmitted message, such that the costs being not the same for any transmission.
Yet, the architectural evolution has shown the benefits of a hybrid memory parallel system, where distributed memory computer are composed of machines with shared memory. Due to the actual technological advances, increasing execution performance of parallel applications on multicore systems become a reality. Still, further improvements are possible by properly characterizing such environments.
Multicore architectures -Models for distributed and shared memory architecture
The actual trends for a cluster of multiprocessors are the multicore machines, which are connected by a network of some specific topology (as in a distributed memory multicomputer) thus defining a hybrid memory architecture that supports a hierarchical memory system. At the first level of the hierarchy, fine-grained applications could be performed reasonably well, while the second level supports efficiently coarse-grained applications. This ideal hierarchical parallelism modeling may be very powerful for the exploitation of the natural parallelism found in a great variety of applications.
Subsets of cores in a multicore machine may share different layers of memory levels. For example, usually, a small subset of cores shares L2 caches, while another subset of higher cardinality may share L3 caches, being the global memory shared by all the cores of the machine [33, 34, 35, 36] . The modeling of such memory hierarchy sharing is still a challenge [1] .
Multicores cannot be treated merely as shared memory processors like conventional symmetric multiprocessors (SMPs), mainly due to the design of multi-level cache hierarchies, which lead to a reduction on the memory bottleneck. Therefore, application performance will potentially benefit with a proper modeling of this architecture, mainly parallel ones (either that share or exchange data via message passing).
Typically, in shared memory models, the sharing happens for all processors at the main memory level. However, multicore processors have a varying degree of caches sharing at different levels. The Unifield Multicore Model (UMM) proposed in [35] assumes that sets of cores share first-level caches, which in turn share second-level caches and that the cache capacity is the same for all caches at a given level. Also, in this work, lower bounds are derived for numerical application, but distributed memory is not account.
Memory hierarchy should be captured among three levels of communication in a multi-core cluster: intra-processor, when communication is held between two cores on the same processor; inter-processor, when communication is carried out across processors but within the same machine; and inter-machine, between two cores on different machines. For the same message size, [37, 38] captured distinct communication costs when communication is held between different levels. More specifically, [38] defines an analytical model that considers different memory levels, and specifies an affinity degree between threads, depending on the data amount exchanged between them. Threads with higher affinity should be allocated to cores that shares lower memory level (i.e. cache), in order to avoid higher communication costs when these threads are in distinct processors. In this case, recall that main memory is being shared. Nonetheless, this model does not consider memory size, and at the end, too many threads can be allocated to share the same cache, and as a consequence the amount of cache miss might be increase [34, 39] . The importance of accurately representing the communication costs depending on the memory hierarchy regarding the evaluation carried out by [34] on various applications, suggested that intra and inter-processor communication is as important as inter-machine communication, and data locality techniques that avoid memory contention must be designed to improve application performance.
The application model
The application model defines the relevant characteristics related to the application performance, which is usually represented by directed acyclic graphs (DAGs), denoted by G = (V, E, ε, ω), where: the set of n vertices V represents tasks; E, the precedence relation among them; ε(v) is the amount of work or computational weight associated with task v ∈ V ; and ω(u, v) is the amount of transmitted data or communication weight associated with the edge (u, v) ∈ E, representing the amount of data units transmitted from task u to v. Also, since in the target system being considered in this work, memory sharing is closely related to the application performance, the amount of data required by task v must be depicted and is represented by µ(v).
ON MODELING MULTICORE CLUSTERS
In order to identify the influence of the relevant architectural characteristics on the application performance on multicore systems, a simple application, based on [40, 41] was applied. This application consists of two tasks that execute two well defined phases: computation and communication. The computation phase corresponds to a two nested loops that scans a vector of integers in steps of 1K bytes, so that hardware prefetching is avoided, since the step size is bigger than any cache line and also the cache size is a multiple of this step size [41] . The manner in which the vector is accessed also avoids further optimizations carried out by the compiler, as discussed in [40] .
The communication phase consists of the sending of a message from one task to another, such that one task executed a sending command, while the other a receiving. The way that this communication is actually carried out depends on whether the communicating tasks are allocated: if they are on the same machine, communication is held via shared memory, where semaphores are used to prevent race condition. Otherwise, a message is effectively transmitted.
All the experiments described in this section were executed in at least two machines of the multicore cluster RIO with Gigabit interconnection network. Each machine is a quad-core Intel Xeon E5410 -Harpertown, each core with a private L1 cache of 64KB, and every two cores share a L2 12MB cache in each one of the two processors of a machine. All the four cores have a uniform access to a 16MB main memory module. Cent OS 5.3 is the operating system with kernel version 2.6.18. The application is implemented with Intel MPI version 4.0.0.028 and Posix was used to create threads. The PAPI tool [42] was used to collect and evaluate the execution performance of the application.
In order to evaluate the influence of memory sharing during the execution of the application tasks on the machine cores, the following allocation was set:
i. two tasks were allocated to the same core, and consequently, accessing the same cache (SC); ii. two tasks allocated to different cores, but sharing the same cache (SCM); iii. two tasks allocated to cores that do not share the same cache, but share the main memory (SMM); iv. two tasks allocated to cores of distinct machines (DM), where the global memory of each machine is not shared;
Let µ(v) be the vector size allocated by a task v during the computation phase, as described above. In order to enforce a given allocation of a task to a specific core, the system call set affinity() [3, 43] was used and also, application tasks and system processes were not executed on the same core.
Computation Phase Tasks
In this experiment, two independent tasks v 1 and v 2 , which do not communicate, were allocated under the SC, SCM and SMM allocation only. Note that in this experiment, each task only performs the two nested loops that scans the vector and no sending and receiving was specified.
It was observed that, even though the amount of data of both tasks is less than the cache capacity, the allocation SC was the one that produced the worst execution times, as shown in Figure 1 . This is due to the fact that, in the case of SC, both tasks were competing for the same computational resource. In the case that the amount of data allocated by each task is between 3MB and 6MB, the allocation SMM provided the best performance, since even when the whole amount of date for both tasks µ(v 1 ) and µ(v 2 ) was more than the cache capacity, the number of cache misses degraded the execution performance in the case of SCM. Therefore, it is better to use SMM, but on the same machine, since L2 cache is not shared. In the SMM allocation, the time can be reduced in 14.88%, when comparing with the SCM allocation (distinct cores, but same cache). As a consequence for µ(v i ) > 6M B both tasks need more than the cache capacity and obviously, the number of global memory accesses highly increases.
It is important to note that, although the execution time for two tasks executed on the same core (SC) is worse than the other two allocations (SCM and SMM), the relative number of cache misses are smaller than those for SCM and SMM, as seen in Figure 1 (a). This is in fact due to the sharing of computational resource rather than the cache memory.
Experiments with four and eight threads, also on two cores of the same machine, were also performed, whose results can be seen in Figure 1 (b) and (c). Evaluating the curves, one can see that although the overall execution time increased since more threads were allocated to the same core, the same behavior as the previous experiment was detected, where SMM leaded to the best performance, mainly for µ(v) ≥ 3M B, while, SC was always worse. Note that, the number of cache misses followed the same pattern as the one observed in Figure 1 (a).
The results of another experiment can be seen in Figure 2 , where the number of threads n = 2, 4, 8, 16, 32, 64 was executed on one machine, being divided between its cores. In the case of n < 8, no more than one thread was executed per core, avoiding therefore, the SC allocation. For n = 2, 4, no cache sharing was held.
Some interesting conclusions can be withdrawn from this experiment. For more than 3MB per thread, the higher is the number of threads, the higher is the application execution time, suggesting that it is not worth executing more than one thread per processor. The bottom line is to allocate a number of threads per machine that does not fill the cache capacity. 
Communication phase
In this experiment, the application consists of one computation and one communication phases, as seen in Figure 3 . It consists of two tasks or threads, v and u, allocated under the SC, SCM, SMM and DM (to evaluate the communication influence also between distinct machines) allocation, respectively. It is important to note that whatever the allocation considered, the threads are practically not being executed in parallel due to the application topology. As shown in Table I , the communication phase time with threads allocated to the same machine is practically negligible. The experiment was repeated by executing ten threads in two core under the SC, SCM, SMM and DM allocations. The application starts with one thread executing on one core its computation phase, and then sends a message to the another thread allocated to another core. This thread, after receiving the message and executing its computation phase, sends a message to another thread also allocated to the first core. This patterns follows for remaining threads, which upon receiving a message, execute the computation phase and then send a message to a different thread. Remark that a thread terminates as soon as it sends a message.
The results of this last experiment are shown in Table II and in Figure 4 , and they represent the total execution times, with a varying message size ω(u, v) = 1M B, 4M B and 8M B, respectively, where the x-axis of each graph corresponds to the vector size µ(v) of task v. From these results, one can note that when the vector size µ(v) is less then 6MB, the worst results are those produced by the DM allocation, since the communication cost associated with the message transmission inside a same machine is the smallest one. However, for µ(v) ≥ 6M B, the contention memory problem may arise, depending on the size of the message being sent. The overall execution time is slightly better for DM when the messages are smaller than 8MB, that is ω(u, v) < 8M B. Remark that a 8MB message cannot be considered a very long one considering the nowadays network performance. 
In turn, each processor P (i,j) consists of a set of c cores, being each one denoted by C (i,j,k) . Cores in the machine M i share the global main memory, gm i , with capacity gmc i and cores in the processor P (i,j) share a cache memory in a given level. Each processor P (i,j) in each machine M i has a set of l cache memories CM i = {cm (i,j,0) , cm (i,j,1) , . . . , cm (i,j,l) }. The capacities of each cache cm (i,j,k) is denoted by cmc (i,j,k) , such that cmc (i,j,k) < gmc i , i.e., the capacity of the cores are smaller than the global memory one.
Every two cores C (i,j,k1) and C (i,j,k2) , which share the cache memory cm (i,j) are called neighbor cores. Also, all the cores in a machine share the global memory gm i .
All the cores in the machine M i have the same computational slowdown index csi i , which is an estimation of the computational power of each core in M i , as defined in [21] . Therefore, MCM models homogeneous cores inside a machine, but the machines are not necessarily homogeneous. Thereby, the sole execution time associated with task v in a core, say,
Concerning the cache influence on the application performance, this work defines the worst case execution time of a task v on a given core C ( i, j, k) due to the number of cache misses that might occur, which depends on the amount of memory already allocated. Hence, the execution time of task v is established not only by the computational slowdown index, but also, the amount of data already allocated to cm (i,j,k) and the main memory gm i .
An edge (u, v) represents the dependency between tasks u and v and also, the exchange of information between them, whose amount is given by ω(u, v). The communication time to transmit this data between two machines, say,
is the communication latency associated with the link between M i and M j .
Considering the previous tests related to the communication phase, it is considered, in MCM, that the communication cost inside a machine is negligible.
A Load Balance Model
Regardless of the computational time associated with the sole execution of an application task in a core, this time is actually influenced by the amount of tasks that are being executed on neighbor cores. Let ǫ(v) be the computational weight of a task v, µ v memory amount allocated when executing v, and ω(u, v) the communication weight from each one of the immediate predecessors u ∈ pred(v). Suppose that u is allocated to core C (i0,j0,k0) . The task v is allocated to C (i1,j1,k1) , which is related to C (i0,j0,k0) depending on the following conditions: Figure 4 . Total execution time (s) of ten threads under the SC, SCM, SMM and DM allocation ω(u, v) < LB msg , the total execution time of v will be smaller if both tasks are executed in the same machine. ,k1) , the computation time of v is smaller if i0 = i1, j0 = j1 and k0 = k1 , that is, if the amount of data required by both u and v is more the cache capacity, the computation time of v will be smaller if both tasks are executed on distinct cores of the same machine, but cache is not shared (non-neighbor cores). In the case (u, v) ∈ E, the amount of data to be transmitted should be considered:
(a) if it is bigger than the cache size, the computation time of v is smaller if i0 = i1, that is, both tasks are executed in the same machine. (b) otherwise, the communication message is smaller than the whole cache, v should be allocated to a different machine, that is, i0 = i1.
Although conflicting, condition 2.a and 2.b relies on the fact that it is cheaper to send small messages via network than to keep locally. On the other hand, for long messages (in this work, no more than 8MB), memory contention for such messages is not as expansive as the communication time via network.
LOAD BALANCE OF A PARALLEL BRANCH-AND-BOUND BASED ON MCM
In order to analyze and validate MCM, a load balance procedure based on the MCM model was developed in the context of a parallel branch-and-bound (P B&B) algorithm applied to the Set Partitioning Problem. Branch-and-bound is a widely used technique for solving NP-hard optimization problems. Such algorithms search the space of solutions following a tree enumeration. As the computations along the subtrees can be accomplished almost independently, they are considered to be well suited for parallelism.
There exists a variety of papers in the literature that propose parallel branch-and-bound algorithms or frameworks to ease its development for distributed [44, 45, 46, 47] and shared memory [48, 45, 49, 50, 51, 52, 6] architectures. However, to the best of our knowledge, few of them explores both shared and distributed memory. Moreover, they do not consider the memory hierarchy of multicore processors in their solutions [53] .
For a better understanding of this method, an introduction of the sequential B&B applied to the Set Partition Problem follows.
Sequential B&B applied to the Set Partitioning Problem
Given n variables x 1 , . . . , x n with corresponding costs c 1 , . . . , c n and 0-1 coefficients a 1j , . . . , a nj , for j = 1, . . . , m, the Set Partitioning Problem (SPP) is the problem of assigning 0-1 values to these variables such that n i=1 a ij x i = 1, for j = 1, . . . , m, minimizing n i=1 c i x i . Besides the many applications of this problem, the SPP is a problem of great interest because it is a natural special case of integer programming.
Lower Bound
A straightforward lower bound on the optimal solution for this problem can be calculated by solving of its continuous relaxation
or its dual 
where the π j variables may assume either positive or negative values. The advantage of using (4-5) to instead of (1-3) is that optimality is not necessary. In our branch-and-bound procedure, we use the following heuristic to calculate a feasible dual solution that approaches its optimal solution in a reduced computational time.
Our dual heuristic repeats two main steps by a fixed number of iterations. The first step, that we call the forward step, consists of increasing the π j values as much as possible. Then, in the backward step, it reduces some π j values while increasing others aiming to be able to improve the lower bound in the next forward step. Hence, the backward step is not executed in the last iteration.
The forward step is also divided into a number of iterations. In each iteration, the same value ∆ 1 is added to each π j that does not belong to a saturated constraint, i.e., ∆ 1 is added to π j if and only if m j=1 a ij π j < c i for all i such that a ij = 1. Since ∆ 1 is chosen as the maximum value that will keep all constraints (5) satisfied, at least one new constraint becomes saturated upon every iteration. The forward step stops when no more π j variables can be increased. This step is part of a well-known approximation algorithm for the SPP [54] .
In the backward step, the value of π j is decreased by ∆ 2 (α j − 1), for some ∆ 2 , where α j is the number saturated constraints where π j has a non-zero coefficient. If α j = 0, then π j is increased by ∆ 2 . The value of ∆ 2 chosen so that the current lower bound is multiplied by a given factor θ. We use θ = 0.5 in the first iteration of the root node and θ = 0.3 in the first iteration of the remaining nodes. After each iteration, θ is multiplied by 0.7. We perform 10 iterations in the root node and 5 in the remaining nodes.
Branching
We do branching on the constraints (2). For a selected row j, we create one branch for each i with a ij = 1 where the variable x i is fixed to one.
One important characteristic of the SPP is that each child node can be substantially smaller than its parent. Whenever a variable x i is fixed to one, every variable x k such that both a ij = 1 and a kj = 1 for some j can be fixed to zero. Then, every constraint (2) where x i has a non-zero coefficient can be removed. In our method, the remaining constraints inherit the values of π j from the parent node.
Next, we describe the criterion used to select a constraint j for branching. Let δ i be the number of constraints ℓ such that a iℓ = 0. We select the constraint j with the smallest value of i∈{1,...,n} a ij =1 δ i , which represents the total number of constraints in all child nodes that would be created.
In order to find feasible solutions earlier, we process the child nodes in a non-decreasing order of (c i − n j=1 a ij π j )/δ i . The branch-and-bound tree is traversed in a depth-first search fashion. A more sophisticated and effective dual heuristic for the set partitioning problem has been proposed recently in [55] . However, we decided to use our own heuristic because it is simpler and achieves comparable lower bounds for the instances used in our experiments.
Parallel Branch-and-Bound applied to the Set Partitioning Problem -P BB SP P
The parallel algorithm was grounded on the perviously described Branch-and-Bound algorithm for the Set Partitioning Problem. The P BB SP P incorporates interesting characteristics in relation to memory management. At first, it does not generate a binary tree, and actually, the number of subtrees generated by each node can vary a lot. Also, nodes execution times are usually very small, on average between 0.001 to 0.006 seconds, depending on the instance. However, many of these nodes can need a larger amount of memory (this necessary amount is referred as node size). Table III presents information about node sizes in bytes and their corresponding times in seconds. For four instances, it is shown the five smallest (five first lines of each instance) and the five largest node sizes (the five remaining lines of each instance) for four different instances. The table also presents the associated levels (distance from the root) of those nodes in the B&B tree. The instances used in the tests were randomly generated. The two first numbers of the instance name refer to the quantity of items and sets, respectively. The remaining information refers to the probability that items appear in the set, followed by the seed of randomness.
It can be observed that all executions times of the nodes are very small. It is important also to note that the lowest level nodes demand much more memory than the highest level ones. Since the quantity of saturated constraints are smaller in lowest level nodes than in the highest level ones. Figure 5 presents the execution time versus node size for the instance I90-400-0.03. Most of the nodes spend very small computation time, however their sizes vary a lot, from 50 Bytes to 9.6 KBytes. All other instances analyzed in this work presented similar characteristics. 
The load Balance Framework
The P BB SP P algorithm assumes a static assignment of processes to machines such that exactly one process is assigned to each physical machine M i of the cluster. A process is composed of as many threads as the number of cores of machine M i , including a manager thread, M T i , which is responsible for generation of the remaining threads in M i , called workers, and for communication with other machines of the cluster. At each core C (i,j,k) , a worker thread denoted as T (i,j,k) executes the B&B tree nodes until it becomes idle, when then it initiates a procedure to obtain new subtrees from other overloaded worker threads. A unique leader thread (one leader per application), created on the machine M 0 and denoted as LT , is responsible for starting and terminating the application.
When a worker thread T (i,j,k) receives a node, it executes a branch-and-bound procedure which generates other nodes that are kept in a local list of nodes T L (i,j,k) . In accordance with a B&B parameter, each subtree can be traversed either in breadth or depth way, which in turn can affect the size of the list T L (i,j,k) . In both traverse schemes, the proposed load balance strategy respects the associated cache size in accordance with the Condition 1. of the Load Balance Model stated in Section 3.4.
The manager thread M T i is responsible for requesting load from another machine in the system. Let M j be a machine with overloaded threads. M T j removes parts of nodes from the lists of all threads, and sends them to M T i , that requested load. If M T i is not able to obtain more load and all the respective threads are idle, it reaches its local termination condition, and informes this to the leader of the application LT . The P BB SP P terminates when LT receives the local termination condition from all manager threads in the system. Figure 6 shows an example of two machines M 0 and M 1 , each one with a processor, P (0,0) and P (1,0) , respectively. Each processor has two cores C (i,j,0) and C (i,j,1) that share a common cache 
Load Balance Algorithms
The initial load distribution is performed by LT , which executes the root node of the parallel B&B tree. As shown in Algorithm 1, the generated nodes are placed in the list GL (line 1). Considering that the function numberN odes(GL) returns the quantity of nodes in this list, LT evenly shares the nodes among the worker threads (line 2), by sending Load message (lines 2-10).
In case of a thread T (i,j,k) does not receive any initial load (i.e. when numberN odes(GL) < m * p * c) or finishes executing its current load, it starts a load request procedure by executing Algorithm 2, which is actually performed whenever T (i,j,k) becomes idle.
Upon finishing the execution of nodes of T L (i,j,k) , the thread T (i,j,k) starts the load balance procedure in order to obtain nodes from other overloaded threads, whether exists, in the following order: a neighbor core at first (Algorithm 2); secondly from other threads of the same machine since the neighbor threads are underloaded or even idle, i.e. their respective node lists are empty for all j ← 0 to p do 5: for all k ← 0 to c do 6: Load ← nodes(GL, numNodes); 7: Send Load to T (i,j,k) ; 8: end for 9: end for 10: end for (Algorithm 3, lines 6-9); and finally, from another machine, if the thread T (i,j,k) is not able to obtain load from other threads in its own machine M i (Algorithm 3, line 11 ).
Upon receiving a load request message, T (i,j,k) sends a number of nodes from its local list as presented in line 2 of Algorithm 4 or send a message informing that its list is also empty as shown in line 6 of the same algorithm.
Concerning the manager thread, when it receives a number N T of local load requests, it sends a request to another machine M x in a sequence of machines to be request, as presented in Algorithm 5. When the other machine, M x answers the request by sending load, it shares the received load among the requesting load threads, as depicted in Algorithm 6. If, at last, it is not able of obtaining load from any other machine, it initiates the termination detection algorithm (in Algorithm 7).
Finally, when a manager thread receives a load request from another machine, as portrayed depicted in Algorithm 8, it tries to obtain load from all worker threads of its own machine. Upon receiving an answer from all worker threads, it forwards the total obtained load to the requesting machine by executing Algorithm 9.
Implementation issues of the Load Balance Framework
The proposed model MCM influenced the implementation of the P P BBSP in many aspects, as described next.
In order to avoid a memory cache contention, as verified in the previous study, the list of nodes T L (i,j,k) managed by each thread T (i,j,k) during the P BB SP P execution should not occupy more than its share, which is the total size of L2 cache memory divided by the number of threads that share it. Once this limit is reached, a recursive procedure that performs depth-first-traversal on the B&B tree is initiated. The benefits of the depth-first-traversal can highly improve the B&B performance.
In order to have useful data at the last level cache when needed, the local list of nodes T L (i,j,k) for each thread was implemented, increasing the chances of processing them without accessing the main memory. However, the so called false sharing might occur when threads on different cores write to a shared cache line, but not at the same location. In this case, since the written locations are different, there is no real coherency problem, but the cache-coherency protocol sets the cache line to dirty, and when there exists an access request to the other location, the hardware logic will force a reload of a cache-line update from memory (even if not really necessary in logic terms). Frequent updates of the data in the shared-cache line could cause severe performance degradation. In order to prevent this degradation each list of nodes was allocated in a different cache line.
Concerning the load balance procedure executed by M T i , a global list M L i of nodes is also created at each machine M i . The Manager Thread M T i disposes nodes transferred from other machines, in M L i and distributes this total load among the threads in M i that requested for load. The updating the global list, in both cases of storing and removing nodes in M L i were implemented with the same rules of the classical producer consumer problem, guaranteeing that data were consistent and no deadlock occurred.
Considering that the load transferring inside a machine, involves only two threads, a temporary list of nodes is created with half of the nodes from the thread that contains load, those nodes are removed by the load requesting thread.
Remark that although the global list M L i can be larger than the available cache space, it will be used only when the internal load balance fails. As the next section shows, it happens very occasionally when compared with the internal load transfers. Note also that the time of communication among machines is much higher than a node processing time and transmitting very small loads can increase the frequency of communication in the network. In this case, the performance could be negatively affected. if (y + 1 < c − 1) then 3: y + +;
4:
Send LoadRequest to T (i,j,y) ; {Send request to another core in the same processor} 5: else 6: if (j + 1 < p − 1) then 7: j + +; 8: y ←0;
9:
Send LoadRequest to T (i,j,y) ; {Send request to another processor on the same machine} 10: else 11: Send LoadRequest to M T i ; {otherwise, forward request to manager thread} 12: end if 13: end if 14: end if
, number of nodes of T L (i,j,k) that fit in cm (i,j,l) ); 3: Load ← nodes(T L (i,j,k) , numNodes); 4: Send Load to T (i,j,l) ; 5: else 6: Send N oLoad to T (i,j,l) ; 7: end if for all (k ← 0 to k < c) do 5: Load ← nodes(M L i , numNodes); 
EXPERIMENTAL RESULTS
The experiments presented in this section were executed in two clusters: Cluster Rio, that was described in Section 3, and Cluster Oscar, described next. Each machine of Oscar has two quadcore processors (Intel Xeon 5355 Clovertown). Each core has one private L1 cache (64 KB) and share one L2 cache (8MB) with another core on the same processor. All cores of a same machine have a uniform access to a 16GB main memory module. Cent OS 5.3 is the operating system with kernel 2.6.18.
Analyzing Memory Allocation in P BB SP P
As seen in the previous section, each node of the B&B tree can produce other ones, and as a matter of evaluation, both depth and breadth tree traversals were tested in this work. When breadth traversal was used, the generated nodes, kept in the list T L (i,j,k) , occupied more memory than the available space in L2 cache memory. Although many generated nodes in T L (i,j,k) guarantee that there will be load to be shared with eventually idle cores, it can cause cache access contention. In order to certificate that the proposed model MCM can be successfully applied in a real application, we executed the parallel B&B several times varying the maximum size of T L (i,j,k) . Remark that, by following the model, each thread should not use more than the total cache size divided by the number of cores that share it. In our environment, it means that each one of the two threads allocated in neighbor cores should use up to 3 MB of L2 cache. The P BB SP P was executed with the following T L (i,j,k) maxima sizes: 1, 3, 6 and 8MB. Tests were performed in one machine of Cluster Rio. Note that although a breadth traversal procedures is being used, when the size limit of T L (i,j,k) is reached, the algorithm starts the execution of a recursive depth traversal procedure. Results are presented in the Table IV , where columns |T L (i,j,k) |, #N odes, Wall Clock Time, %CM, are the maximum size of T L (i,j,k) , the number of nodes solved in the corresponding B&B tree, the wall clock time in seconds of the P BB SP P and the average number of cache misses for each thread and . Note that these results are averages of ten executions, and in all of the cases the standard deviation was negligible. The presented wall-clock times show that as the T L (i,j,k) size increases, even executing similar number of nodes, the execution times also increase. Particularly, an abrupt time growing occurs when the total T L (i,j,k) size exceeds the L2 cache size, confirming the ability of the proposed model MCM to represent memory contention. Moreover, it can also be observed that cache miss percentage increases with the T L (i,j,k) sizes.
Evaluating the Load Balance Framework
In order to evaluate the efficiency of the proposed Load Balance Framework, P BB SP P was executed both in accordance with the proposed framework and also without any load balance procedure. Tests were executed on two machines of the Oscar cluster running eight threads, one at each core. In the version that no load balance procedure was applied, only the Initial Distribution procedure in Algorithm is executed, and when a thread finishes its nodes, it stays idle until all threads also finish their executions and the application terminates. In order to evaluate the quality of the load distribution proposed in P BB SP P the following unbalance factor was calculated in accordance with the generated results: U n F actor = 1 − T Med T Max , [56] where T M ed is the average of execution times of all the threads and T M ax is the longest execution time among all of them. Table V presents, for both versions with load balance framework and without load balance, for each instance, the average of ten executions in seconds (Total Time), the average of the number of processed nodes in the corresponding B&B tree (# Nodes), the unbalance factor (U n F actor), the coefficient of variation concerning execution times (CV), and the obtained speedup and efficiencies (E). As can be seen in Table V executing P BB SP P under the proposed load balance framework doubled the efficiency, even processing similar number of nodes in most cases. It can also be noted that the unbalance factor was almost zero for all instances, indicating the the proposed P BB SP P can really improve the application performance. with the growing number of messages transmitted via network, performance was still improved by P BB SP P . Note that, the messages sizes were never longer than 4MB, therefore priority was given to condition 2.a from the Load Balance Model in section 3.4 other than 2.b. However, due the amount of B&B free nodes created, more machines were allocated by P BB SP P , upon the saturation of caches of current machines.
CONCLUSIONS AND FUTURE WORK
This paper proposes the MCM model that represents the most relevant characteristics of a multicore cluster, based on the results of exhaustive experiments of a synthetic application. In order to validate the model, it was used in the design and development of a Parallel Branch-and-Bound for the Set Partitioning Problem .Under the MCM, a load balance framework for solving this problem prevents that memory contention directly affects the performance, scheduling the nodes of the B&B tree 
